

**IN THE CLAIMS:**

Please CANCEL without prejudice or disclaimer claims 1-8 in the underlying PCT application and ADD new claims 9-16 in accordance with the following:

<sup>11</sup>9. (new) A configuration for digital-analog conversion of a high-frequency digital input signal into a carrier-frequency analog output signal, comprising:

a delay device having at least one delay element, each delay element having an input and an output, the input of a first delay element receiving the high-frequency digital input signal and any additional delay elements connected downstream from the first delay element in a serially consecutive manner;

a first D/A converter having an input receiving the high-frequency digital input signal; and  
at least one subsequent D/A converter, each having an input connected to the output of a corresponding delay element, all D/A converters controlled with an identical clock signal and having outputs combined in a step-by-step manner to form the analog output signal, where a filter characteristic is realized by assigning specific coefficients to the first and at least one subsequent D/A converters, respectively, and a specific delay time to each delay element, for a total delay time corresponding to at least part of a clock period of the identical clock signal such that the filter characteristic is automatically adjusted if there is a change in carrier frequency range of the output signal.

<sup>12</sup>10. (new) A configuration according to claim <sup>11</sup>9, wherein the specific coefficients and the specific delay time of each delay element are selected to realize a Finite Impulse Response filter characteristic.

<sup>13</sup>11. (new) A configuration according to claim <sup>12</sup>10, wherein each delay element is configured as a D latch timed with the identical clock signal.

<sup>14</sup>12. (new) A configuration according to claim <sup>13</sup>11, wherein all D/A converters are configured as 1-bit D/A converters.

<sup>15</sup>13. (new) A configuration according to claim <sup>14</sup>12, further comprising adding devices connected to the outputs of all D/A converters for combining thereof.

Serial No.:

10525083  
Rule  
1126

<sup>16</sup>  
14. (new) A configuration according to claim <sup>15</sup>13, wherein the specific delay time assigned to each delay element is identical.

<sup>17</sup>  
15. (new) A configuration according to claim <sup>16</sup>14, wherein each of the outputs of all D/A converters has a multiple pulse sequence, thereby improving the filter function.

<sup>18</sup>  
16. (new) A configuration according to claim <sup>17</sup>15, wherein the high-frequency digital input signal is broadband.